Architectures are increasingly becoming difficult to fully HPC are increasingly becoming lucrative choice for utilize. The growing trend towards the multiple parallel architectures both at architecture level as well as peripherals on single chip complex embedded system application level. In the same vein, energy consumption having multiple peripherals has fueled the energy aspect issue is steering the 90's design paradigm shift. The of compute and data intensive applications. Our decrease in off-the-shelf hardware and increase in experiments show that although high performance independent software vendors (ISV) has encouraged the applications tends to be more cycle effcient, but there system designer consideration. The demand for handheld energy efficiency is reduced by many factors, such as multimedia applications has exploded in the recent years. optimal architecture utilization, poor compilation In the same vein persistent increase in computer optimization, to name a few. Our methodology exploits performance has been accompanied by a commensurate parallelism, inherent in multimedia DSP applications, as increase in energy dissipation. The energy efficiency of well as in multimedia DSP processors. Our proposed these systems today depends heavily on their software techniques include profile based compilation-approach design [1] . As a result the efficient source code and which makes the source-to-source transformation more energy consumption optimization has become the primary energy efficient. The the objective function of the underlying optimization problem and thus has an essential impact on the optimization progress of the genetic algorithm. Our Note that we have been using the on chip as well as off energy-aware framework [6] (explained in [6] and an important energy contributing factor to optimal and execution cycles. The individual candidate points in architecture utilization.
The AAC in our result is transformation space are chosen with a uniform obtained by the ratio of execution of code at an infinite probability distribution. They are profiled later by resource machine to the finite resource machine. For our evaluating the application profile at the target target platform we compared it with 7-issue slot machine architecture. The selected individual transformations are with instruction level parallel operation constraints as updated based on their success, execution cycles and mentioned in [7] . Figure 5 .1- Figure 5 .10 shows the energy saving factor of the sequence as a whole.
percentage optimality that architecture provides to a candidate are compared with naive scheme embedded in native application for energy and cycle efficiency. Applications compiler environment and optimal scheme integrated in runtime profile in Figure 5 .1- Figure 5 .10, clearly native compiler. The n-iteration schemes take advantage conclude to the fact that there is strong correlation of slacks present in conventional application build flow. between the scheduling factor, cache miss, processing
The proposed scheme is applied on compute data intensive applications from different domain such as 
